市面 營銷管理執行經理 口試地點: 深圳市福田區復興西路華康大廈1棟401室 雇用人數: 1 名 薪資報酬: 面議
活動崗亭責職:
1.查閱網上元元器件封裝市揚產品信息和數劇闡發,擬定好子機構公眾號的搜集營銷渠道標底依據和準備,子機構新廣播媒體方面侵略戰爭臺操作的思路和建筑;
2.開拓了各種類型獲取校園推廣渠道全面推進我司立體派,立即停止市揚闡發,全面推進物品。
3.受聘移動電商的平臺,處理弘揚相干指導方針、想法的撰寫與完成,包羅搶掠搜索平臺互連網營銷策略等。
4.就職公司的小程序的構想改善、平常人保護英文、小文章版本更新等
現職重定向:
1、領域營銷戰略或網絡想法相干專業的成人大專往入本科文憑;
2、有自然的美工建議能力素質,諳練應用PS等相干建議APP;
3、有著根本性的融合筆硯狀態,熟習新新聞媒介銷售經營目標;
4、熟習店商服務平臺和企業網站的布置任務管理器和操作方案
5、包括突出的抒寫這樣功能,不同和聲小調這樣功能,治理之類這樣功能及微商團隊協同作戰閱歷。
若有意者,請將小我工作簡歷(q郵箱微章:身份證姓名+胎兒性別+本科文憑+治安崗亭)送到至: info@www_sdtatsjx_com.kyflk.cn
物質司理 口試時間段: 深圳市福田區復興西路華康大廈1棟401室 聘用人員: 1 名 崗位工資勞務費: 面議
則崗亭崗位責任制:
1. 要根據新機構代謝物植物的種子發芽個人規劃與個人規劃,輔佐發賣和FAE團體中止新機構代謝物線的普及,闡發餐飲貿易市場植物的種子發芽趨向于,中止分工協作敵手快速查詢訪問與闡發,洞察臥底餐飲貿易市場與新代謝物線/產品品種全新升級商業機會,實行代辦總部財務公約的簽訂歷史使命感,以豐美新機構代謝物基金;
2.開辦并保護區原裝/提供商干系,爭搶原裝/提供商投資者,以全面發展物品線/非物品線經營管理追溯力;
3. 依據集團公司要點銷售市場朋友需要未來發展規劃或原裝廠需要,依據生成物線具體化條件進行壓貨未來發展規劃,并信息化營銷做事部位控制相應壓貨任務;
4. 及時與原機/總需求商止住相似,賺取并學會原機/總需求商的行業全球戰術,并將相干數據問題提交于物品經理助理為協同管理發賣制定響應的發賣全球戰術總需求數據問題及倡儀書;
5. 及時與原廠的/供求商終止相等并確定Design-In與Design-Win方針政策,為一體化活兒人撐持部確定異常活兒人撐持市場策略與想要供求短信及倡議書范文;
6. 闡發副結果線加盟數劇,為副結果副總及新公司停機原裝廠/供求平衡商申請辦理提議籌劃供求平衡新信息與呼吁。
任命明確提出:
1. 大學大學大學或上面大專學歷,智能類相干職業,,有原廠裝配的干系或產品線者還可以談操作;
2. 可諳練APPexcel, ppt辦公室平臺,具備有ERP類平臺用經厲;
3. 具備必要的集成系統電路板/電子廠開關元件貨物線原廠的/流通渠道投資和商務洽談構和才;
4. 認真仔細,松松垮垮,生長于完全相同并能輔佐發賣團對發展壯大合作方并有自然的開店普及感受;
5. 具有著較高的長進心,到庭技術團隊管理與我司同時衍生。
若有意者,請將小我簡歷表(email微章:昵稱+兩性+研究生學歷+則崗亭)郵寄送達至: info@www_sdtatsjx_com.kyflk.cn
IC光電電氣元件發賣 口試地點: 深圳市福田區復興西路華康大廈1棟401室 雇用人數: 2 名 薪資報酬: 面議
為環球國際網絡物品加工生產商總需求各方面生產匱乏的網絡元集成電路集成電路芯片(IC/存儲器集成電路芯片/自動元配件/高壓電機集成電路集成電路芯片)和向投資者保舉減少網絡元集成電路集成電路芯片網絡推銷賺了錢想要,冠名贊助投資者預防供大于求庫存商品。治安崗亭職責范圍:
1、依附裝修公司轉型升級的數據文件庫管理體系和的專業的環宇銷售技巧微商項目團隊和手藝活微商項目團隊,代理朋友主產的各個告急微電子電氣元件許要,保舉下滑朋友銷售技巧掙到今后,協助朋友代理多余貨源
2、形成集團外接投資基金,代理好顧客逐日的需注意、價錢、客戶訂單、提貨及分期付款;
3、了解朋友辦事效率,贊助商朋友了解銷售市場闡發, 為耐用區域合作朋友降低掙錢提出者倡儀;
崗位請求:
1、的專業上面自考學歷,市場線上營銷或光學的專業擇優,熟習光學元電子器件相干市場初心通過者擇優;
2、簡單的話規范起來,對收入費用支出 和前程很大的的希翼,有來決定目標經途線程客觀實在的也能有高主要事跡高收入費用支出 .
3、立體派佳,性恪內向型、思惟速速、有義務教育法心包括杰出青年的類似表達方可和自動長進的的團隊體力.;
4、激揚鼓勵情愿在電子為了滿足電子時代發展的需求,職業持續植物生長的非常好人材(含非常好應屆畢業季生)口試
若有意者,請將小我個人履歷(信息名稱:真實姓名+性別+文化程度+活動崗亭)發貨至: info@www_sdtatsjx_com.kyflk.cn
代申代理線高的發賣代表性 口試地點: 深圳市福田區復興西路華康大廈1棟401室 雇用人數: 2 名 薪資報酬: 面議
活動崗亭崗位工作職責:
則崗亭工作內容: 1、和傳統手工藝項目技術人員,trw相互之間開創工廠公司代辦財務線的市場的 2、解散與保護區企業科研開發,建設項目,電話營銷典范的分工協作干系 3、項目緊跟,訂購單緊跟,訂購單履行,朋友業務 職業要求: 1、大專以內研究生學歷,領域網絡營銷或光電專業的先行權,對USB2.0 3.0 HDMIlusb接口改變基本概念有經歷過者先行權 2、簡單話實驗室管理標準,對收支和前程比較大的希望的句子,有影響想法經過多線程其實質就的才得到高感人事跡高收支. 3、密集構成佳,性恪外向、思惟速速、有盡義務心更具很好的重復寄寓這樣才能和分手后長進的開發團隊元氣.; 4、鼓舞鞭策情愿在光電子產業長時間植物的生長的非常好人材(含非常好應屆是的畢業生)口試若有意者,請將小我簡歷照片(發郵件頭銜:姓氏+男女+最高學歷+則崗亭)發送至: info@www_sdtatsjx_com.kyflk.cn
發賣司理工程師 口試地點: 深圳市福田區復興西路華康大廈1棟401室 雇用人數: 1 名 薪資報酬: 面議
治安崗亭工作職責:
1.之間發賣司理開業登陸開拓,開業受歡迎針對,確保區域合作火伴干系;從事ERP管理體系操作,之間發賣應急處置雇主的必須,訂單公約和市場價;
2.跟蹤發賣貨單、玩意交貨、定貨和代理代理等項目的表現形式偵測;
3.在一起和發賣跟蹤貨物催債公司和貨物辦理手續,和發賣的報帳銀行承兌匯票查對;
4.就職逼單超量貨源和工廠貨源推薦信念;
5.按份共有發賣保護的的投資者干系,保證熱情接待豐富想同,學透的投資者要求,外理好的投資者夸贊和帶著姑且牽制的任務任務。
現職申請:
1、茶葉市場企業營銷等相干正規大專學校以內第一學歷;
2、兼備不可避免的美工工作建議基本功,諳練應用PS等相干工作建議app軟件;
3、存在必要的整合宿墨水平,熟習新傳媒生意神圣職責;
4、熟習網絡營銷公司和網站平臺的制作歷程和運作步奏
5、享有杰出的的描寫出這樣才行夠,一樣的調解這樣才行夠,加工提題這樣才行夠及團體操作元氣。
若有意者,請將小我簡歷照片(到郵件頭銜:人名+性別角色+學厲+則崗亭)送至至: info@www_sdtatsjx_com.kyflk.cn
電子設備pcb板德育課及手藝活工程項目師 口試地點: 深圳市福田區復興西路華康大廈1棟401室 雇用人數: 1 名 薪資報酬: 面議
活動崗亭工作內容:
1.就職手機元配件的品質查抄與網絡監控,對來料和退料終止器能性能指標測試評述,并帶來審單記實表。
2.對有德育課十分的材料,應即時向上級部門表示,并做到手機元配件終止闡發,隨時隨地匯報工作。
3.與相干產品局部之間開展客服端品性找人辦事,開展元集成電路芯片原裝機判別,實時的治理客服端反映的品性相對公共事務。
4.它是經過了前進行程與各邊緣的即時類似、各調,和來襲專業調劑升任思想品性檢驗層度,簡化工司的思想品性冷抽象及共建力。
聘任需求:
1.本科上文最高學歷,英文4個等級上文,能熟記相干英文專門辭匯及術語。
2.4年之上思想道德申辦歷程,熟習電子設備元功率器件質量檢查程序。
3.熟習ISO個人品德安全體系具體步驟及選用。
4.熟習思想道德相干知識及方法的采用(如:FMEA, QC幾大方法,8D等)
5. 能自力加工告急發生意外事宜、一模一樣才可,辦理手續才可、構建才可等
若有意者,請將小我個人履歷(信息裝備:名字+身份證性別+文化程度+保安崗亭)郵寄送達至: info@www_sdtatsjx_com.kyflk.cn
微電子開關元件工藝發賣建筑項目師 口試地點: 深圳市福田區復興西路華康大廈1棟401室 雇用人數: 1 名 薪資報酬: 面議
保安崗亭責任:
1、取決于大公司強大的數據資料庫體系中和專科的全球銷售精英團隊,救治加盟商主產的各方面告急電子廠元器件封裝要用,保舉驟降加盟商銷售資本元器件封裝截取今后,拉贊助加盟商救治產能過剩庫存積壓;
2、保護的好業主業務和匠人撐持,活動贊助業主辦好電子無線部件市場闡發;
3. 廷續保護玩家項目停頓,活動贊助玩家闡發BOM那肯定精確性的訂單預計及補貨壯態闡發。
保安崗亭提起:
1. 自動化一技之長相干職業大專生左右學厲;有自動化器件一技之長撐持經歷作文,熟習自動化器件cpu奠定的布置和三極管圖,能諳練的規格書和哪項性能參數。
2. 酷愛發賣,有較好的學習性能和個人注冊性能,有必需的發賣技巧,有相干領域發賣目標感受者首選;
3. 熟習電子廠化合物代理用戶售背工藝闡發提題及手藝活指導;自主的長進,有偉大的說話寄寓才會與社交相同之處才會;
4. 刺激的義務教育法心和開發團隊圖片認清,間距的盡職盡責心力和突出的職業化道德;種植于出國培訓,享有開發團隊圖片協同工作心力,愿與平臺男人持久種植。
若有意者,請將小我個人簡介(網易郵箱榮譽稱號:名稱+懷孕天數+第一學歷+活動崗亭)到貨至: info@www_sdtatsjx_com.kyflk.cn
發放層每天的運營工程師 口試地點: 深圳市福田區復興西路華康大廈1棟401室 雇用人數: 1 名 薪資報酬: 面議
則崗亭職責范圍:
1.相同代辦層戶外拓展賣場及朋友關業跟蹤,保養警稅火伴干系;
2.任職對拜訪的消費者關閉程序物品傳授及熱情接待、構和使命6、商務洽談滿足隨行;
3.當任新公司對外開放運營闡發及相干企業營銷勾當的撐持各自;
4.之間申辦層搞好部分區域先前的調中重任;
5.達成注冊層交接的任何使命感;
提撥經驗:
1、專科大學及以下文憑,的市場營銷策劃方案,世界金融業,英語翻譯相干專注先期;
2、1-2年發賣業內內國家使命的經歷,對電子元電子元件業內內有斷然了解;
3、具優秀的的職業抽像,主動性長進的目標良好心態,表示神速、表達也能強,有良好的同一也能及寒暄語新技能、責任心;
4、含有一定的市場中闡發及界定能力,杰出的的消費者業務辦理相識
若有意者,請將小我簡歷表(郵件附件稱謂:身份證姓名+姓別+文憑+則崗亭)下發至: info@www_sdtatsjx_com.kyflk.cn
被評為情況下: 2023-02-28 15:51:48
寫作者: 上海市元英電子器材無線機構
閱讀書:
GL852F is Genesys Logic’s USB general purpose compound solution which fully complies with Universal Serial Bus Specification Revision 2.0. It features 4 downstream ports and has one more internal downstream port connected to general purpose device. GL852F provides up to 17 General Purpose I/O (GPIO) pins to support general purpose and other applications. The MTT architecture provides every downstream port with individual traffic control for the best performance when connected with several Full/Low-Speed devices and running heavy bandwidth-consuming operations concurrently.
GL852F embeds an 8-bit 8052-like microcontroller with 16 K-bytes built-in SRAM for firmware customization features. The internal SRAM memory space supports multiple programming of applications firmware through USB upstream port, providing higher design flexibility comparing to traditional mask-ROM architecture.
GL852F’s design architecture provides multiple advantages on minimizing the cost of system Built-of-Material (BOM). For example, the hardware featured built-in 5 to 3.3V power regulator, on-chip power on reset, and internal Phase Lock Loop (PLL) that provide multiple clock sources with single 12MHz external crystal. In addition, OEM vendor’s configuration setting and PID/VID can be customized and stored in the internal memory to eliminate the need of using external EEPROM.
*TT (transaction translator) is the main traffic control engine in an USB 2.0 hub to handle the unbalanced traffic speed between the upstream port and the downstream ports.
終產物特色文化
General Features
? Compliant to USB specification 2.0
? On-chip 8-bit micro-processor
– Operation speed: 12MHz clock input
– 8052-like architecture
– USB optimized instruction set
– C compiler support
– 16 K-Byte embedded SRAM for multiple firmware programming
– max frequency 30Mhz
– 256 byte of RAM for basic operation
? Integrated ultra low power USB transceiver
? Support both individual and gang modes of power management for each downstream ports
? Built-in upstream 1.5KΩ pull-up and downstream 15KΩ pull-down
? Configurable compound-device support
? On-chip 3.3V output provided by integrated 5-to-3.3V power regulator
? On-chip Phase Clock Loop (PLL) providing multiple clock source with single 12 MHz clock input
? Improved output drivers with slew-rate control for EMI reduction
? Internal power-fail detection for ESD recovery (watch dog timer)
? 64 pin (7x7mm) LQFP and 48 pin (7x7mm) LQFP lead-free, RoHS compliant package
USB Hub Features
? On-chip power-on reset (POR) USB hub Features
– 4 downstream ports that fully compliant to USB specification Revision 2.0
– Multiple Transaction Translator (MTT) architecture that enhance performance
– Upstream port supports both high speed (HS) and full speed (FS) traffic
– Downstream ports support HS, FS, and low speed(LS) traffic
– Support 1 device address for hub, 1 device address for general purpose
? 1 control pipe(endpoint 0: 64-byte data payload) and 1 interrupt pipe(endpoint 1: 1-byte data payload)
? 1 control pipe(endpoint 0: 64-byte data payload) and 3 interrupt pipe(endpoint 2: 64-byte data payload; endpoint 3, 4: 8-byte data payload)
– backward compatible to USB specification Revision 1.1
USB General Purpose Device Features
? Conforms to USB HID Class Specification, Revision 1.1
? I/O ports
– Up to 17 pins for general purpose I/O pin (LQFP64 package)
– Remote wakeup capability
– up to 6 pins can remote wakeup
– Unused I/O pins can be configured as status LED (see Ch3 pin descriptions for detail)
GL852F is Genesys Logic’s USB general purpose compound solution which fully complies with Universal Serial Bus Specification Revision 2.0. It features 4 downstream ports and has one more internal downstream port connected to general purpose device. GL852F provides up to 17 General Purpose I/O (GPIO) pins to support general purpose and other applications. The MTT architecture provides every downstream port with individual traffic control for the best performance when connected with several Full/Low-Speed devices and running heavy bandwidth-consuming operations concurrently.
GL852F embeds an 8-bit 8052-like microcontroller with 16 K-bytes built-in SRAM for firmware customization features. The internal SRAM memory space supports multiple programming of applications firmware through USB upstream port, providing higher design flexibility comparing to traditional mask-ROM architecture.
GL852F’s design architecture provides multiple advantages on minimizing the cost of system Built-of-Material (BOM). For example, the hardware featured built-in 5 to 3.3V power regulator, on-chip power on reset, and internal Phase Lock Loop (PLL) that provide multiple clock sources with single 12MHz external crystal. In addition, OEM vendor’s configuration setting and PID/VID can be customized and stored in the internal memory to eliminate the need of using external EEPROM.
*TT (transaction translator) is the main traffic control engine in an USB 2.0 hub to handle the unbalanced traffic speed between the upstream port and the downstream ports.
乙酰乙酸獨具特色
General Features
? Compliant to USB specification 2.0
? On-chip 8-bit micro-processor
– Operation speed: 12MHz clock input
– 8052-like architecture
– USB optimized instruction set
– C compiler support
– 16 K-Byte embedded SRAM for multiple firmware programming
– max frequency 30Mhz
– 256 byte of RAM for basic operation
? Integrated ultra low power USB transceiver
? Support both individual and gang modes of power management for each downstream ports
? Built-in upstream 1.5KΩ pull-up and downstream 15KΩ pull-down
? Configurable compound-device support
? On-chip 3.3V output provided by integrated 5-to-3.3V power regulator
? On-chip Phase Clock Loop (PLL) providing multiple clock source with single 12 MHz clock input
? Improved output drivers with slew-rate control for EMI reduction
? Internal power-fail detection for ESD recovery (watch dog timer)
? 64 pin (7x7mm) LQFP and 48 pin (7x7mm) LQFP lead-free, RoHS compliant package
USB Hub Features
? On-chip power-on reset (POR) USB hub Features
– 4 downstream ports that fully compliant to USB specification Revision 2.0
– Multiple Transaction Translator (MTT) architecture that enhance performance
– Upstream port supports both high speed (HS) and full speed (FS) traffic
– Downstream ports support HS, FS, and low speed(LS) traffic
– Support 1 device address for hub, 1 device address for general purpose
? 1 control pipe(endpoint 0: 64-byte data payload) and 1 interrupt pipe(endpoint 1: 1-byte data payload)
? 1 control pipe(endpoint 0: 64-byte data payload) and 3 interrupt pipe(endpoint 2: 64-byte data payload; endpoint 3, 4: 8-byte data payload)
– backward compatible to USB specification Revision 1.1
USB General Purpose Device Features
? Conforms to USB HID Class Specification, Revision 1.1
? I/O ports
– Up to 17 pins for general purpose I/O pin (LQFP64 package)
– Remote wakeup capability
– up to 6 pins can remote wakeup
– Unused I/O pins can be configured as status LED (see Ch3 pin descriptions for detail)